Microcomputer Design

Dr. Joonwan Kim

1/16/2024

Design Report #1

1. Total time spent to date: 43 hours (from this week and winter break)
2. Accomplishments
   1. I got the software to compile from C to assembly and now reads and writes to memory in the EASY68k simulator.
   2. I made the start to a memory map and overall layout.
   3. This week I started the schematic. The CPLD is fully connected to power and some address decoding nodes. The CPU, RAM, and ROM are in the schematic, though not fully connected, while the power from USB C is connected and ready to go.
3. Planned Work
   1. This week I plan to finish the schematic and BOM in order to start ordering parts as soon as possible.
   2. Any parts that are set in stone I will also go ahead and order this week.
4. Project Completion
   1. Hardware: 5%
   2. Software: 35% (program reads and writes to memory and displays the output)